



ZY9B SYSTEM BLOCK DIAGRAM




<http://laptop-motherboard-schematic.blogspot.com/>

GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)




Power States


POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+GPU_CORE	+0.9V~+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+GPU_IO	+0.9V~+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable
+1V	+1V	DP/PEG POWER	PG_1V_EN	Discrete enable

Thermal Follow Chart






CPU_CLK select




	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

SMBus



CLK Enable




Quanta Computer Inc.


PROJECT : ZY9B

Size	Document Number	Rev
	Clock Generator	1A
Date:	Thursday, September 17, 2009	Sheet 3 of 49

AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)



CPU Core Power

ARD:48A
CFD:52A

Clarksfield/Auburndale


AUBURNDAL/CLARKSFIELD PROCESSOR (POWER)

CPU CORE SUPPLY


POWER

CPU VIDS

SENSE LINES

VTT Rail Values are
Auburndale VTT=1.05V
Clarksfield VTT=1.1V18A
O+1.1V_VTT
C360 C349 C722 C671
22u_8 22u_8 22u_8 330u2V_7343+1.1V_VTT
C372 C388
22u_8 22u_8
C305
1u10V_4
R128
SHORT 4
R123
SHORT 4
C306
1u10V_4

AUBURNDAL/CLARKSFIELD PROCESSOR (GRAPHICS POWER)



Clarksfield/Auburndale

HfM_VID : Max 1.4V
Lfm_VID : Min 0.65VQuanta Computer Inc.
PROJECT : ZY9B


Size	Document Number	Rev
	AUBURNDAL 3/4 (PWR)	1A
Date	Tuesday, September 22, 2009	Sheet 6 of 49

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)




Size	Document Number AUBURNDA 4/4	Rev 1A
Date:	Thursday, September 17, 2009	Sheet 7 of 49

IBEX PEAK-M (LVDS, DDI)




System PWR_OK



<http://laptop-motherboard-schematic.blogspot.com/>


Figure 10 illustrates the ACZ termination circuit. It shows four signal lines from the PCH_AZ_CODEC block: SYNC, RST#, SDOUT, and BITCLK. Each line is terminated with a resistor (R533, R517, R536, R527) connected to a common ACZ termination network. This network consists of four 33.4 ohm resistors (ACZ_SYNC, ACZ_RST#, ACZ_SDOUT, ACZ_BIT_CLK) connected to a common point, which is then connected to ground through a 27pF capacitor (C845).

Place all series terms close to PCH except for SDIN input lines, which should be close to source. Placement of R773, R775, R776 & R777 should equal distance to the T split trace point. Basically, keep the same distance from T for all series termination resistors.




Pin Name	Strap description	Sampled	Configuration	ZY9B note												
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode													
INIT3_3V	Reserved	PWROK	1 = Default (weak pull-up 20K) Should not be pull-down													
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)													
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up													
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"> <thead> <tr> <th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr> </thead> <tbody> <tr> <td>1</td><td>1</td><td>SPI</td></tr> <tr> <td>1</td><td>0</td><td>PCI</td></tr> <tr> <td>0</td><td>0</td><td>LPC</td></tr> </tbody> </table>	GNT1#	GNT0#	Boot Location	1	1	SPI	1	0	PCI	0	0	LPC	Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS]
GNT1#	GNT0#	Boot Location														
1	1	SPI														
1	0	PCI														
0	0	LPC														
GNT0#	Boot BIOS Selection 0 [bit-0]	PWROK	<table border="1"> <thead> <tr> <th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr> </thead> <tbody> <tr> <td>1</td><td>1</td><td>SPI</td></tr> <tr> <td>1</td><td>0</td><td>PCI</td></tr> <tr> <td>0</td><td>0</td><td>LPC</td></tr> </tbody> </table>	GNT1#	GNT0#	Boot Location	1	1	SPI	1	0	PCI	0	0	LPC	
GNT1#	GNT0#	Boot Location														
1	1	SPI														
1	0	PCI														
0	0	LPC														
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN												
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 32ohm)													
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 32ohm													
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)													
SPI_MOSI	ITPM function Disable	MEPWROK	0 = Default (weak pull-down 20K) 1 = Enable													
HDA_SDO	Reserved	RSMRST#	Should not be pull-up (weak pull-down 20K)													
GPIO8	Reserved	RSMRST#	Should not be pull-down (weak pull-up 20K)													
GPIO27	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (weak pull-up 20K)													
HDA_SYNC	On-die PLL PWR supply select	RSMRST#	0 = 1.8V supply (weak pull-down 20K) 1 = 1.5V supply	use default (0 = 1.8V supply)												
GPIO15	Reserved	RSMRST#	0 = TLS no Confidentiality 1 = Confidentiality													


IBEX PEAK-M (PCI-E,SMBUS,CLK)



GPU RST#




GPIO Pull-up/Pull-down




SV_SET_UP	1-X High = Strong (Default)
-----------	-----------------------------

GPIO57 stuff PD and not stuff PU for Intel suggestion at 6/1




Integrated Clock Chip Enable	
BOARD_ID0	High = Discrete Low = SW
RSV_GPIO8	High = Disable Low = Enable


IBEX PEAK-M (POWER)





U53H





U53I






Place these Caps near So-Dimm0.







2.48A



Place these Caps near So-Dimm1.




Quanta Computer Inc.

PROJECT : ZY9B

Size Document Number Rev 1A

Date: Thursday, September 17, 2009 Sheet 15 of 49




```
1 => +3V_D
2 => +VGPU_CORE
3 => +VGPU_IO
4 => +1V
5 => +1.5V_GPU
6 => +1.8V_GPU
7 => dGPU_PWROK
```





(19) VMA_DQ[63..0] VMA_DQ[63..0]
 (19) VMA_DM[7..0] VMA_DM[7..0]
 (19) VMA_RDQS[7..0] VMA_RDQS[7..0] QSA[7..0]
 (19) VMA_WDQS[7..0] VMA_WDQS[7..0] QSA#[7..0]

CHANNEL A: 512MB DDR3 (64M*16*4pcs)




[illegible]

 Quanta Computer Inc. PROJECT : ZY9B		Rev 1A
Document Number	MEMORY 2 channel B	
Thursday, September 17, 2009	Sheet 21 of 49	



PIN STRAPS



Memory Aperture size

GPIO[13:11]	Size
000	128MB
001	256MB
010	64MB
011	32MB

Audio Table


EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by detect
1	0	DP only
1	1	Both DP & HDMI

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	000	See Memory Aperture size
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	

EEPROM




DDR3 VRAM SIZE Strap


DDR3 VRAM size

Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	512MB	1	1	0
			1GB	1	0	0
			2GB			
Samsung	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	512MB	0	1	0
			1GB	0	0	0
	K4W2G1646B-HC12	AKD5MGGT500	2GB	0	0	1

Thermal Sensor



<http://laptop-motherboard-schematic.blogspot.com/>




RAM_STRAP2 SET DDR3 Vendor
RAM_STRAP[1:0] SET SIZE.

Quanta Computer Inc.
PROJECT : ZY9B


Size Document Number
Strip/Thermal

Date: Thursday, September 17, 2009 Sheet 24 of 49 Rev 1A


CRT




LVDS



LCD Power




Backlight Control




Cardreader/1394

please 1000PF is nearest to pin5,
one of 0.1uF and then 10UF




IEEE-1394




1394 Connector

modify footprint at B-test



JMB 380 pin Note:

SD/MMC	MS	XD
MDIO0	SD DAT0	MS D0
MDIO1	SD DAT1	MS D1
MDIO2	SD DAT2	MS D2
MDIO3	SD DAT3	MS D3
MDIO4	SD CMD	MS BS
MDIO5	SD CLK	MS SCLK
MDIO6	SD WP	XD WP#
MDIO7	SD DAT4	XD CLE
MDIO8	SD DAT5	XD D4
MDIO9	SD DAT6	XD D5
MDIO10	SD DAT7	XD D6
MDIO11	SD DAT8	XD D7
MDIO12	SD R/B#	XD R/B#
MDIO13	SD R/B#	XD R/B#
MDIO14	SD ALE	XD ALE
CR1 LEDN	SD1 LED#	MS1 LED#
CR1 PCTLN	SD1 PCTLMS1	PCTLMS1 PCTL#
CR1 CD0	SD1 CD#	MS1 CD#
CR1 CD1	SD1 CD#	MS1 CD#





5 IN 1 CARD READER


As close as possible to
CN35 Pin21



As close as possible to
CN35 Pin38



As close as possible to
CN35 Pin12



EMI reserve

MDIO0	R651	0.4	SD/XD/MS DATA0
MDIO1	R648	0.4	SD/XD/MS DATA1
MDIO2	R652	0.4	SD/XD/MS DATA2
MDIO3	R650	0.4	SD/XD/MS DATA3
MDIO4	R653	0.4	SD/XD/MS CMD
MDIO6	R361	0.4	XD WP#
MDIO7	R360	0.4	XD CLE
MDIO8	R649	0.4	XD/MS DATA4
MDIO9	R647	0.4	XD/MS DATA5
MDIO10	R646	0.4	XD/MS DATA6
MDIO11	R645	0.4	XD/MS DATA7
MDIO12	R299	0.4	XD RE#
MDIO13	R656	0.4	SD WP#(XDR/B#)
MDIO14	R301	0.4	XD ALE
CR1 CD1N	R294	0.4	MS INS#
CR1 CD0N	R293	0.4	SD CD#


Quanta Computer Inc.
PROJECT : ZY9B

Size Document Number
JMB380 Card Reader & 1394


Date: Thursday, September 17, 2009 Sheet 27 of 49

Rev 1A


CODEC(ALC669X)




CENTER MONO



CODEC/AMP Power






Quanta Computer Inc.


PROJECT : ZY9B

Size	Document Number	Rev 1A
REALTEK ALC889X/MONO-AMP		
Date:	Thursday, September 17, 2009	Sheet 29 of 49


2nd SATA HDD (edge of board)




MAIN SATA HDD



ODD (SATA)



EE RETURN-PATH CAPACITORS






Quanta Computer Inc.
PROJECT : ZY9B

Size	Document Number	Rev
	SATA-HDD/ODD	1A
Date:	Thursday, September 17, 2009	Sheet 31 of 49



Wireless


+3.3V: 1000mA
+3.3Vaux: 330mA
+1.5V: 500mA

Fotprint : MIPCI-800055FB052GX-52P-LDV-NB4




TV and Debug







 Quanta Computer Inc. PROJECT : ZY9B		Rev 1A
Size	Document Number	
Date:	Thursday, September 17, 2009	Sheet 32 of 49

NEW CARD



NEW CARD'S POWER SWITCH GMT: AL000577002 TI: AL002231000







Quanta Computer Inc.


PROJECT : ZY9B

Size	Document Number	Rev 1A
NEW CARD		
Date: Thursday, September 17, 2009	Sheet 33 of 49	


USB & ESATA




HOLES




USB_2PORT/B




USB_SWITCH/B




TP_Screen




INT K/B




Keyboard LED control




TOUCHPAD & Finger-Printer CONN.



BLUETOOTH CONNECTOR



CPU FAN




Quanta Computer Inc.

PROJECT : ZY9B

KB/FAN/TP+FP/BT

Size	Document Number	Rev
		1A


Date: Tuesday, September 22, 2009 Sheet 36 of 49



I/O ADDRESS SETTING

I/O Address		
BADDR1-0	Index	Data
0 0	XOR TREE TEST MODE	
0 1	CORE DEFINED	
1 0	2Eh	2Fh
1 1	164Eh	164Fh


SHBM=0: Enable shared memory with host BIOS




1/13 Confirm by vendor mail :
Disabled (*) if using FWH device on LPC.
Enabled (0) if using SPI flash for both system BIOS and EC firmware

SM BUS PU


Change pull-up resistor (R148
R154) from 10K to 4.7Kohm



ACER ID




SPI FLASH




1/13 Confirm by vendor mail :
If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or faster)


At 11/24 add
Winbond W25X16AVSSIG
MXIC MX25L1605AMZC-15G
EON EN25F16-100HIP
AMIC A25L016
AKE38ZPN01
AKE37FP0213
AKE38ZAOQ00
AKE38ZNO800

HWPG




INTERNAL KEYBOARD STRIP SET






[PWM]



[PWM]




AO1718 Rdson=3~4.3mOhm

L(ripple current)
 $= (19 - 1.05) * 1.05 / (1u * 272k * 19)$
 $\sim 3.64A$

$4.3m * 15 = RILIM * 20uA$
 $RILIM = 3.24K (3.22K)$

BOM change notice

Arrandale (1.05V) R1 = 4.02K (CS24023F928)
 Clarksfield(1.1V) R1 = 4.75K (CS24753F919)




Quanta Computer Inc.
PROJECT : ZY9B

Size	Document Number	Rev
	+VTT (UP6111A)	1A
Date:	Thursday, September 17, 2009	Sheet 41 of 49





5	4	3	2	1
---	---	---	---	---




$$V_{out} = (PR150/PR149) \times 0.75 + 0.75$$

A01412 $R_{dson}=3.8\sim4.6m\Omega$
OCP=12.21+0.5A
L(ripple current)
= $(19-1.5)*1.5/(2.2u*400k*19)$
~1.57A
 $4.6m*19=RILIM*10uA$
RILIM=8.74K --- 8.87K
 $(10u*PR35)/R_{dson}+\Delta I/2=I_{ocp}$




[PWM]



Quanta Computer Inc.

PROJECT : ZY9B

Size	Document Number	Rev
	+VGPU_IO(ISL62872)	1A
Date:	Thursday, September 17, 2009	Sheet 45 of 49



1. Level 1 Environment-related Substances should NEVER be used.
2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

[PWM]

